## What Is Claimed Is:

1	1. A silicon-on-insulator (SOI) semiconductor chip comprising:
2	a peripheral edge;
3	a substrate;
4	an oxide layer on the substrate;
5	a silicon layer on the oxide layer;
6	an active area;
7	an isolation barrier including a groove:
8	(a) being disposed slightly inward of the peripheral edge of the chip,
10 11 12	(b) extending through the silicon layer and through the oxide layer and partially into the substrate to prohibit impurities in the oxide layer outside the isolation barrier from diffusing into the oxide layer inside the isolation barrier, and
13	(c) surrounding completely the active area of the chip, and
14	a passivation layer on the silicon layer and extending to the groove.
1 2 3 4	2. The SOI chip according to claim 1 wherein the active area of the chip includes a gate located on the silicon layer, a gate metal contact deposited above and forming an electrical contact with the gate, and at least one metal contact deposited above and forming an electrical contact with the silicon layer.
1 2	3. The SOI chip according to claim 1 wherein the passivation layer is selected from the group consisting of silicon nitride, polysilicon, oxide, and nitride.
1 2 3 4	4. The SOI chip according to claim 1 further comprising a barrier material located (i) over the passivation layer on the silicon layer, and (ii) in the groove presenting an additional barrier to impurities in the oxide layer outside the groove from diffusing into the oxide layer inside the groove.

1 2	dielectric.	5.	The SOI chip according to claim 4 wherein the barrier material is
1 2 3	selected from	6. the gro	The SOI chip according to claim 5 wherein the barrier material is oup consisting of phosphosilicate glass (PSG), BPSG, nitride and
1	passivation la	7. iyer on	The SOI chip according to claim 1 further comprising the the silicon layer and in the groove.
1 2	is selected fro	8. om the	The SOI chip according to claim 7 wherein the passivation layer group of silicon nitride, polysilicon, oxide, and nitride.
1		9.	The SOI chip according to claim 7 further comprising an oxide
2	located in the	groove	and over the passivation layer which is on the silicon layer and in
3	the groove.		
1		10.	The SOI chip according to claim 7 further comprising a barrier
2	material loca	ated on	the passivation layer, over the silicon layer and in the groove,
3			onal barrier to impurities in the oxide layer outside the groove
4			the oxide layer inside the groove.
1		11.	The SOI chip according to claim 10 wherein the barrier material
2	is dielectric.		and does omp according to claim to wherein the barrier material
1		12.	The SOI chip according to claim 11 wherein the barrier material
2	is selected fro		group consisting of phosphosilicate glass (PSG), BPSG, and
3	nitride.	in the g	group consisting of phosphosinicate glass (PSG), BPSG, and
1		13.	The SOI chip according to claim 10 further comprising an oxide
2	located in the	e groov	e and over the barrier material and the passivation layer which are
3	in the groove		1
1		14.	The SOI chip according to claim 1 wherein the groove is defined
2	by side walls		open bottom, the SOI chip further comprising the passivation
3			aver and the side walls of the groove with the bottom of the

groove devoid of the passivation layer.

1	15. The SOI chip according to claim 14 wherein the passivation layer
2	is selected from the group consisting of silicon nitride, polysilicon, oxide, and nitride
1	16. The SOI chip according to claim 14 further comprising a fill
2	material deposited in the groove adjacent the passivation layer on the side walls of the
3	groove and contacting the substrate through the open bottom of the groove.
1	17. The chip according to claim 16 wherein the fill material is
2	polysilicon.
1	18. The SOI chip according to claim 17 wherein the polysilicon fill
2	material is doped conductive, forming an electrical contact with the substrate.
1	19. The SOI chip according to claim 18 further comprising a metal
2	contact extending from the doped conductive fill material and forming an electrical
3	contact with substrate.
1	20. The SOI chip according to claim 1 wherein the groove has a
2	width of about 1-2 microns.
1	21. A silicon-on-insulator (SOI) semiconductor chip comprising:
2	a peripheral edge;
3	a substrate;
4	an oxide layer on the substrate;
5	a silicon layer on the oxide layer;
6	a passivation layer on the silicon layer;
7	an active area including a gate located above the silicon layer, a gate
8	metal contact located above and forming an electrical contact with the gate, and at
9	least one metal contact located above and forming an electrical contact with the silicon
10	layer;
11	an isolation barrier, including a groove:

12 13	(a) being disposed slightly inward of the peripheral edge of the chip,
14	(b) extending through the silicon layer and through the oxide
15	layer and partially into the substrate to prohibit impurities in
16	the oxide layer outside the isolation barrier from diffusing
17	into the oxide layer inside the isolation barrier, and
18	(c) surrounding completely the active area of the chip;
19	a barrier material located (I) over the passivation layer on the silicon
20	layer, and (ii) in the groove, presenting an additional barrier to impurities in the oxide
21	layer outside the groove from diffusing into the oxide layer inside the groove.
1	22. A silicon-on-insulator (SOI) semiconductor chip comprising:
2	a peripheral edge;
3	a substrate;
4	an oxide layer on the substrate;
5	a silicon layer on the oxide layer;
6	a passivation layer on the silicon layer;
7	an active area;
8	an isolation barrier, including a groove:
9	(a) being disposed slightly inward of the peripheral edge of the
10	chip,
11	(b) extending through the silicon layer and through the oxide
12	layer and partially into the substrate to prohibit impurities in
13	the oxide layer outside the isolation barrier from diffusing
14	into the oxide layer inside the isolation barrier, and
15	(c) surrounding completely the active area of the chip:

16	a barrier material located:
17	(a) over the passivation layer on the silicon layer, and
18 19 20	(b) in the groove, presenting an additional barrier to impurities in the oxide layer outside the groove from diffusing into the oxide layer inside the groove.
1 2	23. The SOI chip according to claim 22 wherein the passivation layer is selected from the group consisting of silicon nitride, polysilicon, oxide, and nitride.
1 2	24. The SOI chip according to claim 22 wherein the barrier material is dielectric.
1 2 3 4	25. The SOI chip according to claim 24 wherein the barrier material is selected from the group consisting of phosphosilicate glass (PSG), BPSG, nitride and oxide that prevents impurities in said oxide layer outside said isolation barrier from diffusing into said oxide layer inside said isolation barrier.
1 2	26. The SOI chip according to claim 22 wherein the groove has a width of about 1-2 microns.
1 2	27. The SOI chip according to claim 22 wherein the groove in the isolation barrier extends through the passivation layer.
1	28. A silicon-on-insulator (SOI) semiconductor chip comprising:
2	a peripheral edge;
3	a substrate;
4	an oxide layer on the substrate;
5	a silicon layer on the oxide layer;
6	an active area;
7	an isolation barrier:

8 9	(a) including a groove defined by side walls and an open bottom,
10 11	(b) being disposed slightly inward of the peripheral edge of the chip,
12 13 14	(c) extending through the silicon layer and through the oxide layer and partially into the substrate to prohibit impurities in the oxide layer outside the inslation bearing for a visc in
15	the oxide layer outside the isolation barrier from diffusing into the oxide layer inside the isolation barrier, and
16	(d) surrounding completely the active area of the chip;
17 18	a passivation layer on the silicon layer and the side walls of the groove with the bottom of the groove devoid of the passivation layer;
19 20 21	a doped conductive fill material located in the groove adjacent the passivation layer on the sidewalls of the groove forming an electrical contact with the substrate and contacting the substrate through the open bottom of the groove; and
22 23	a metal contact extending from the doped conductive fill material and forming an electrical contact with the doped conductive fill material.
1 2	29. The SOI chip according to claim 28 wherein the passivation layer is selected from the group consisting of silicon nitride, polysilicon, oxide, and nitride.
1 2	30. The SOI chip according to claim 28 wherein the fill material is polysilicon.
1 2	31. The SOI chip according to claim 29 wherein the barrier material is polysilicon.
1 2	32. The SOI chip according to claim 31 wherein the barrier material is dielectric.
1 2	33. The SOI chip according to claim 32 wherein the barrier material is selected from the group consisting of phosphosilicate glass (PSG), BPSG, nitride

4	from diffusing into said oxide layer inside said isolation barrier.
1	34. The SOI chip according to claim 31 further comprising an oxide
2	located in the groove and over the barrier material and the passivation layer which are
3	in the groove.
1	35. The SOI chip according to claim 22 wherein the barrier material
2	is conductive.
1	36. A silicon-on-insulator (SOI) semiconductor chip comprising:
2	a peripheral edge;
3	a substrate;
4	an oxide layer on the substrate;
5	a silicon layer on the oxide layer;
6	an active area;
7	an isolation barrier, including a groove:
8	(a) being disposed slightly inward of the peripheral edge of the
9	chip,
10	(b) extending through the silicon layer and through the oxide
11	layer and partially into the substrate to prohibit impurities in
12	the oxide layer outside the isolation barrier from diffusing
13	into the oxide layer inside the isolation barrier, and
14	(c) surrounding completely the active area of the chip;
15	a passivation layer on the silicon layer and in the groove; and
16	a barrier material located in the passivation layer, over the silicon layer,
17	and in the groove presenting an additional barrier to impurities in the oxide layer
18	outside the groove from diffusing into the oxide layer inside the groove.

1	37. A silicon-on-insulator (SOI) semiconductor chip comprising:
2	a peripheral edge;
3	a substrate;
4	an oxide layer on the substrate;
5	a silicon layer on the oxide layer;
6	an active area;
7	an isolation barrier, including a groove:
8 9	(a) being disposed slightly inward of the pheriphal edge of the chip,
10	(b) extending through the silicon layer and through the oxide
11	layer and partially into the substrate to prohibit impurities in
12	the oxide layer outside the isolation barrier from diffusing
13	into the oxide layer inside the isolation barrier, and
14	(c) surrounding completely the active area of the chip.
1	38. A silicon-on-insulator (SOI) semiconductor chip comprising:
2	a peripheral edge;
3	a substrate;
4	an oxide layer on the substrate;
5	a silicon layer on the oxide layer;
6	an active area;
7	an isolation barrier, including a groove:
8	(a) being disposed slightly inward of the pheriphal edge of the
9	chip,

10	(b) extending through the silicon layer and through the oxide
11	layer and partially into the substrate to prohibit impurities in
12	the oxide layer outside the isolation barrier from diffusing
13	into the oxide layer inside the isolation barrier, and
14	(c) surrounding completely the active area of the chip; and
15	a passivation layer on the silicon layer and extending to and partially
16	over the groove.